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I. INTRODUCTION
The conventional OTP (One-Time Programmable) is treated like a Non-Volatile Memory (NVM) that resorts to traditional NVM program mechanisms, such as breaking a fuse, rupturing a gate oxide, or storing charges in floating gates to create a permanent programmed state [1] - [5] . The mechanisms are explosive or statistical in nature so that the reliability is poorer than a logic device. For example, an electrical Fuse (eFuse) programmed beyond the break point requires large currents (>25mA), has reliability problems, and has difficulties passing 150 • C High Temperature Storage (HTS) qualification on 28nm [5] .
An innovative Fuse (I-fuse) is based on a revolutionary concept by programming below the break point and above the electromigration (EM) threshold as shown in Fig. 1 . The first occurrence of a negative resistance in the I-V curve is the break point to program a fuse according to the eFuse concept [2] . The conventional eFuse programming is not based on EM solely as stated in many papers [4] . Multiple eFuses, programmed under the same voltage and time, can sometimes show the post-program eFuse without visible damage (EM) [4] , a clear cut in the middle (rupture), silicide agglomeration [2] - [3] , or even melted, if programming beyond the break point. The break point was shown as on-set of thermal runaway, when the heat generated is more than the heat can be dissipated [6] . Near thermal runaway, the temperature can be very high. In thermal runaway, the conservation of energy breaks down so that the temperature is meaningless. Any minute difference in the fuse microstructure can make significant difference in programming an eFuse. There is no guarantee which modes would happen. The chaotic programming can not be modeled by the modern day physics [2] - [5] , [7] . Any power devices should not be operated in thermal runaway to be reliable, so a fuse should not be programmed this way too. On the other hand, an I-fuse programmed below thermal runaway was shown to be very small and reliable from 0.35µm to 28nms [6] . The Ifuse temperature can be raised to 1, 000 • C or higher to assist programming as shown in electrical-thermal simulations and electrical measurements [6] . As a result, programming can be as short as 10µs. The most suitable material provided by foundries is used for I-fuse, such as silicided polysilicon or metal gate in a High-K-Metal-Gate process. The next step is to develop an optimal I-fuse structure to lower the EM threshold and raise the thermal runaway condition. In other words, fuse structures should be designed based on physics of EM principles and thermal conductivity for manufacturing. Conventional eFuse structures [2] - [5] , [7] can not meet these requirements so that the EM threshold may be higher than the thermal runaway. And I-fuse mode may not exist and programming can only resort to thermal runaway to break the fuse. This I-fuse concept leads to very small programming current and voltage so that no charge pumps are required, small cell size because lower current for programming. The I-fuse can sustain very high temperatures and has very high reliability due to controlled programming. A 4Kx8 I-fuse array and macro on 22nm FD-SOI based on this program method showed the program voltage/current can be very low at ∼1V/∼1mA [8] , [9] . The program status is hard to visually detect by SEM [8] . A 4Kx8 macro [9] was shown having almost the same program window as the 4Kx8 array [8] , can be read at very low voltage and fully testable [9] . A comparison table [9] with other OTPs [5] , [10] - [15] indicates the I-fuse is the best in all figures of merit. This article is an enhanced version of [9] with more data in different temperatures and process corners, and more analyses on I-fuse technology, testability and qualification.
II. 1R1T I-FUSE CELL

A. SOI TECHNOLOGY
SOI is different from bulk as all devices are built in a thin silicon layer on top of an isolator [16] , Buried Oxide (BOX), as shown in Fig. 2(a) . Thin silicon body reduces the short-channel effects and eliminates the bottom junction capacitance to increase speed, which are two major advantages of SOI. Another advantage of SOI is able to trade performance versus leakage by applying voltages to the back side of the dielectrics. In this technology, a metal gate built on field is used as a fuse. A thermally isolated I-fuse can generate high temperature to accelerate EM for programming. Fig. 2(b) shows a schematic of a 1R1T metal-gate fuse cell. The fuse has a size of 112/28nm with a PMOS selector. PMOS tends to sustain higher voltages for programming. 0.55V. In a 4K8 array or macro, voltage drops on the peripheral circuits can add up to 0.9V or 1.0V, respectively. Since the critical voltage and current are very low, this cell is suitable for low voltage/current IoT applications.
B. 1R1T I-FUSE CELL
C. I-FUSE CELL WITH HIGH DATA SECURITY
The 4Kx8 I-fuse OTP was fabricated on GlobalFoundries 22nm FD-SOI using gate-first metal gate as a fuse.
Figs. 3(a)(b) shows top view and cross section of two I-fuses by SEM. One was programmed and the other was not. Whether the fuses are programmed, it is hard to see any difference unless very high resolution SEM photos are taken. But TEM can reveal the structure difference in the cross section. The data security can be further enhanced to overcome these two problems by advanced features in Session IX. The high data security is crucial for many applications such as chip ID, security keys, configuration parameters, or MCU code memories. 
B. ON-CHIP CELL CURRENT MONITOR
A method to monitor on-chip cell currents was developed as a vital tool. By applying a very low voltage to the program pin, VPP, and measure the current I(VPP) in program mode, cell currents can be obtained for unprogrammed and programmed bits, which can be calculated for the fuse resistance. Fig. 5 (b) shows cell current distributions for unprogrammed and programmed cells at LB, Typical, and HB for a 32Kb macro [8] . The maximum cell currents when programming at LB is 236µA (2.4K ), Typical 144µA (4.3K ), and HB 40µA (15K ). The cell current distributions for programmed and unprogrammed fuses are very narrow and the curves are wide apart so that the fuse resistance can be sensed easily with a 1.2K reference (411µA). 
C. PROGRAM VOLTAGE/CURRENT WAVEFORMS
V. READ PERFORMACE A. SENSE AMPLIFIERS
Sense amplifiers (SA) are optimized by using INVBB, i.e., NMOS bulk tied to VDD and PMOS bulk to VSS, to trade current versus leakage. Fig. 6 (a) and 6(b) show SA transfer curve simulations before and after INVBB optimization, respectively. The SA sensitivity is +/−100 in 27 PVT corners, after being reduced to one half by INVBB. The INVBB improves SA sensitivity without increasing current or area.
B. READ SCHMOO
With high sensitivity SA and low voltage operated cells, the read voltage can be very low due to superior sub-Vt properties in FD-SOI and optimized INVBB scheme. Fig. 7 shows a schmoo of this 4Kx8 macro. The read voltage can be as Table 1 shows read voltage at 2MHz for different temperatures and process corners Typical-Typical(TT)/FF/SS/SF/FS. During read, a 150µA current source was generated, well below the EM threshold, to flow through the fuses to create differential voltages for sensing. VPP to power the I-fuse array is set at the peripheral voltage VDD during read. The minimum read voltages measured are about 0.4V-0.5V and the maximum was 1.0V, for a 0.8V nominal VDD. Higher temperature allows reading at lower VDD 840 VOLUME 7, 2019 Table 2 shows program windows with different temperatures and corners TT/FF/SS/SF/FS. The program windows are 1.0V to 1.45V for a 32kb macro. Only the HB drops to 1.40V at 25 • C FS. There are sufficient margins to specify 1.2V+/−0.1V as the program voltage. During programming, the heat generated in an I-fuse can reach 1,000 • C or higher so that −40 • C to 125 • C ambient temperature has little effect on program voltage ranges.
VI. DIFFERENT TEMPERATURES AND CORNERS
VII. MANUFACTURABILITY
I-fuse is a very robust and easily manufacturable OTP technology with reasons stated below:
(1) Passive device as OTP element. The OTP element is a fuse, or resistor, that is almost the same for all nodes in all fabs. Comparatively, the OTP elements in the other OTPs are based on MOS, which varies substantially.
(2) Insensitive to temperature. If the program temperature is higher, the MOS devices in the peripherals are weaker so that less programming current will be generated and harder to program. However, higher ambient temperature will accelerate the EM so that these two effects compensate each other. If a diode is used as selector in the cell [6] . The diode can conduct more current in high temperatures, while MOS in the peripherals can conduct less current. These two effects compensate each other.
(3) Insensitive to process corners. If a fuse is printed wider, the larger fuse cross section will lead to lower current density and harder to program the I-fuse. However, a larger cross section can reduce the fuse resistance so that more current can flow through by applying a fixed voltage. These two effects compensate each other. The same scenario can be applied to thicker I-fuses.
(4) No tailing bits. The EM threshold is very sharp once exceeded. For a 4K8 I-fuse array, 0.8V, 0.9V, and 0.85V can program none, all, and nearly half of the bits, respectively [8] . This makes I-fuse very manufacturable than the other OTPs.
VIII. QUALIFICATIONS
The reliability of OTPs has been studied in many different materials on different CMOS nodes [1] - [36] . A study on a 0.35µm polycide fuse [29] indicated that after burn-in the typical programmed fuses had fuse resistance unchanged, the under-programmed fuses had the resistance increased, and the over-programmed fuses had the resistance decreased. The conventional eFuse had resistance of the post-programmed fuses increased or decreased more than 10× after builtin [30] - [31] . This indicated the programming is a mixed of over-and under-programming, as an evidence of uncontrollable programming in thermal runaway. On the other hand, the good reliability of I-fuse on 22nm FD-SOI was reported in [8] - [9] . Figs. 8(a) and 8(b) showed X/Y plots of cell current distributions after 1,000 hours of 150 • C High Temperature Operating Life (HTOL) and 150 • C HTS, respectively [8] - [9] . Each plot has 256Kb. Most bits fell on or near the 45-degree lines, which indicated very small cell current variations after HTS/ HTOL. So did the fuse resistance after burn-in. This indicated the I-fuse exhibits typical programming. The high reliability was achieved by I-fuse macros even without redundancy, ECC, or twin-cells.
The post-HTOL data show slightly higher cell currents for unprogrammed bits and lower cell currents for programmed bits after stress. Both are even better for resistance sensing. Segments of unprogrammed bits moved up, or resistance decreased, indicating the HTS stress is more like an annealing for the unprogrammed fuses. Most post-program bits moved down, or resistance increased, indicating HTS actually helps the programmed I-fuses. This can be due to additional atom diffusion during HTS stress after being programmed by EM.
The post-HTOL data show very little variations for the unprogrammed bits, because the current flowing through an I-fuse is about 150µ A during read, which is far below the EM threshold. Post-program I-fuses showed very small or slightly lower cell currents variations after HTOL because the failure mechanism is also EM, the same mechanism to program an I-fuse. Any additional EM occurs to the postprogram I-fuses can only increase the resistance, which even better for resistance sensing. Fig. 8(a) indicated the read time can be almost unlimited during HTOL stress, because of the unique EM programming solely in the I-fuses. More thorough and rigorous qualifications were conducted [37] to meet strict JEDEC standards and showed 0 defects in a total of 130Mb in three lots of 80 chips each at 125 • C HTOL and 150 • C HTS for 1,000hrs and 1 lot at 250 • C HTS for 1,000hrs. The X/Y plot of cell current distributions after 250 • C HTS for 1,000hrs still does not change much after such severe stresses. Thus high reliability is guaranteed by the irreversible electromigration effect, unlike the other OTPs. In other words, MTFB is almost infinite and activation energy is meaningless.
IX. ADVANCED FEATURES A. ENHANCED DATA SECURITY
I-fuse has high data security as shown in the SEM photos in Figs. 3(a) and 3(b) . However, the I-fuse data security can be further enhanced as follows:
(1) Program I-fuse lightly to create lesser damage. If the typical I-fuse design is to have 1.2K reference and 2.0K minimum for a programmed bit, the data security can be enhanced with 0.9K reference and 1.5K minimum for programmed bits.
(2) Program unprogrammed fuses lightly but still read as unprogrammed state. If the initial fuse resistance is 200 , for example, any fuses programmed lightly to 600 will still be read as unprogramed. In this way, any fuses would show some degrees of damages, though some are still read as the "unprogrammed" state. This features can prevent revealing program status by TEM.
These two schemes can be achieved because the SA in I-fuse design has high sensitivity to resolve small differential resistance. Moreover, the post-program resistance can be controlled very well by repeatedly read-verify-program to achieve the desired post-program resistance. By programming below the thermal runaway, I-fuse allows being programmed multiple times to increase the fuse resistance incrementally.
B. FULL TESTABILITY
For high reliability applications, such as automotive, zero defects are the desirable goal. Any defects should be fully screened and tested before shipping; otherwise field returns are very costly. OTP inherently has very poor testability because testing an OTP cell is destructive, therefore the tested OTP cell can not be used any more. This is the OTP dilemma. Moreover, the blank OTP readouts are all 0s, the unprogrammed state. It would be hard to find if any cells, WLs/BLs, or SAs are stucked at 0s or not. However, I-fuse can be fully testable.
(1) I-fuse cell programmability. I-fuse programming is based on heat generation to accelerate electromigration (EM) to 1,000 • C or even higher. Therefore, I-fuse can be guaranteed to be programmable if the initial I-fuse resistance is low enough to generate sufficient heat. If all I-fuses have initial fuse resistance below 400 , for example, I-fuses can surely generate enough heat to be programmable. This can be tested by screening the initial fuse resistance.
(2) I-fuse program yield. Program loss should have been fully tested and characterized when finding the program windows. If the program voltage can be controlled to be within HB and LB, the program yield can be calculated based on Fig. 5(a) very accurately. (3) Any functional blocks can be tested for stuck-at 1 by creating a "non-destructive programming" or fake reading 1. If an OTP can be created with a programmed state nondestructively, the OTP cells can be read with alternating 0s and 1s, so that stuck-at faults in cells, WLs/BLs, and SAs can be detected. The control logic and program circuits can also be tested as well. Many complicated SRAM-like of test patterns can be generated to detect any defects in the entire I-fuse OTP.
I-fuse can be designed with another fake reading 1 mechanism, other than the Selected WL with WL enable Disabled (SWLD) shown previously. This is called Concurrent Low-Voltage Write Read (CLVWR). Fig. 9 shows a block diagram of an I-fuse array of n rows and 842 VOLUME 7, 2019 m columns using a sense amplifier. To select a fuse for programming, pull the WLB low and turn on the YWPG after applying a high voltage to VPP. A high voltage in VPP will conduct a high current flowing through PMOS selector, fuse, and YWPG to ground to program the selected cell accordingly. To select a fuse for reading, pull the WLB low, turn off the YWPG, and turn on the YRPG and SA after applying a low voltage to VPP. A lower current source will flow from VPP, PMOS selector, fuse, YRPG to an internal SA pull down. This current can be used to compare with another reference current to determine if the fuse is programmed or not. In normal operations, YWPG and YRPG are not turned on at the same time for program and read, respectively. However, if the VPP is too low to program any I-fuse and YWPG is turned on during read, an additional pull down current will lower the BL voltage, similar to higher fuse resistance, so that the data readout would be 1, instead of 0. CLVWR. The normal read waveforms in the upper 3 stripes show V(BL) is high so that the data out Q is read as 0. However, after applying CLVWR, the V(BL) is pulled low by additional current in YWPG so that the data out Q is read as 1 instead.
The CLVWR can be further explored to calculate the I-fuse resistance. Fig. 11 shows a simplified schematic of read circuit with YWPG, YRPG, and current sources in the first stage of SA. The source of the YWPG in the cell array needs to be separated from the VSS so that the node VSSP can sink or source current from an external pad. With an external current I1, the two SA inputs can be at the same voltage level, i.e., the DL voltage Vc is equal to the reference DL voltage Vr, to flip the cell data when:
By sweeping I1 from the node VSSP until the cell data flipped, the I-fuse resistance can be calculated accordingly based on Eq. (1). The constant current source I0 can be found from SPICE simulation. Fig. 12 shows a simulation of Rc versus I1. Either programmed or unprogrammed I-fuse resistance can be obtained for characterization in this way. Compared to margin modes, this method can provide fine resolution to characterize I-fuse resistance with very low overhead. The other OTPs in every category, such as IP size, program voltage/current, read voltage, reliability, data security, scalability, and testability. Fig. 13 shows a die photo of a test chip containing 8 instances of I-fuse macro [9] .
X. CONCLUSION
A revolutionary I-fuse program mechanism is to limit the programming current below thermal runaway and above the electromigration threshold such that high programming reliability is guaranteed by physics. A 4Kx8 innovative fuse on 22nm FD-SOI based on this program mechanism is demonstrated to have the best figures of merit for all OTPs. I-fuse has low program voltage and current, small IP size, high temperature, high data security, high reliability, and full testability. Moreover, I-fuse can pass 250 • C HTS for 1,000 hours [37] and read at 0.4V/1µA on 22nm FD-SOI [37] . I-fuse is a logic device programmed by accelerating normal logic device wear out solely by EM. When a logic process is qualified by SRAM, I-fuse is qualified. 
